


## Orion IPL8101TX - CPRI over OTN Processor Core


An IP Core OTN processor optimized for Cloud-RAN (C-RAN)  
Mobile Front-Haul (MFH) applications.

### C-RAN Architecture:




The ORION IPL8101TX incorporates a mapping scheme for CPRI signals which optimizes the transport of CPRI (Common Public Radio Interface) signals between RRH (Remote Radio Head) antennas and centralized BBU (Base Band Unit) sites. It includes optional Forward Error Correction (FEC) and supports CPRI signals Option 7, Option 8 and Option 9.

### IPL8101TX CPRI over OTN Processor IP Core Block Diagram



IP Light's Orion CPRI over OTN Processors have been optimized for the effective transport of CPRI signals over fiber networks between RRH and BBU sites. The IPL8101TX Processor synchronously maps the CPRI data into an OPU2r container and presents the signal to the line port as 12.6Gbps OTU2r signal or 11.8Gbps ODU2r (OTU2r No FEC) signal.

**Typical Application: 3 x CPRI-7/8/9**



**IPL8101TX CPRI over OTN Processor IP Core: Key Features and Benefits**

<b>Line Ports:</b> <ul style="list-style-type: none"> <li>• OTU2r (12.639Gbps)</li> <li>• ODU2r (11.846Gbps)</li> <li>• Integrated GFEC</li> <li>• G.709 performance Monitoring and Alarms</li> </ul>	<b>Extremely low latency:</b> <ul style="list-style-type: none"> <li>• Less than 0.7 <math>\mu</math>Sec End-to-End CPRI signal delay</li> <li>• Less than 6<math>\mu</math>Sec End-to-End CPRI signal delay with GFEC.</li> </ul>	<ul style="list-style-type: none"> <li>• Meets CPRI Specification V6.1 requirements</li> <li>• Jitter/Wander control by flexible timing methods</li> </ul>
<b>Client Ports:</b> <ul style="list-style-type: none"> <li>• CPRI option 7 (9.830Gbps)</li> <li>• CPRI option 8 (10.137Gbps)</li> <li>• CPRI option 9 (12.165Gbps)</li> <li>• PCS Monitoring and Alarms</li> </ul>		<ul style="list-style-type: none"> <li>• Alarm supervision, suite of maintenance capabilities.</li> <li>• Register based Configuration and Control</li> <li>• Easy and Simple integration into Xilinx's Kintex UltraScale FPGA family</li> </ul>
<b>Xilinx FPGA Utilization:</b> <ul style="list-style-type: none"> <li>• <b>75,000 flip-flops</b></li> <li>• <b>80,000 LUTs</b></li> <li>• <b>200,000 memory bits</b></li> <li>• <b>2 transceivers (GTH), operating speed up to 12.65Gbps</b></li> </ul>		